Aleksei Rostov (@farbius)
github

farbius

Twitter logo Share LinkedIn logo Share Facebook logo Share
  • Stars
    star
    51
  • Global Rank 335,520 (Top 12 %)
  • Followers 28
  • Following 5
  • Registered almost 7 years ago
  • Most used languages
    Verilog     60.0 %
    Makefile     20.0 %
    VHDL     20.0 %
  • Location ๐Ÿ‡ฉ๐Ÿ‡ช Germany
  • Country Total Rank 31,099
  • Country Ranking
    Verilog     19
    VHDL     75
    Makefile     157

Top repositories

1

dsp_xilinx_ip

Some basic DSP algorithms implemented with xilinx IP cores with explanation, Verilog testbenches and modelling in Python
Verilog
23
star
2

linux-vitis-zynq

Building Linux System Software with Xilinx Vitis 2022.1 and Buildroot for Zynq 7000 / ZynqMP platforms.
Makefile
13
star
3

demosaicing

Verilog
8
star
4

kb_radar_course

VHDL
5
star
5

resize

Verilog
2
star
6

Gauss_2Dfilter

0
star