murph (@alishairkhan7385)
github

alishairkhan7385

Twitter logo Share LinkedIn logo Share Facebook logo Share
  • Stars
    star
    9
  • Global Rank 1,029,468 (Top 36 %)
  • Followers 1
  • Following 4
  • Registered about 6 years ago
  • Most used languages
    SystemVerilog     50.0 %
    VHDL     50.0 %
  • Location πŸ‡΅πŸ‡° Pakistan
  • Country Total Rank 2,859
  • Country Ranking
    VHDL     3
    SystemVerilog     13

Top repositories

1

fyp

VHDL
3
star
2

RISC-V-Single-Cycle-Datapath-in-System-verilog

rv32i implementing all base instructions.
SystemVerilog
1
star
3

SingleCycle_verilog

1
star
4

Face-detection

I did in 6th semester, in Digital image processing.
1
star
5

1st_website

hi, im doing computer engineering and i decided to make a website for my computer engineering department, it is for learning purpose and i will use c++ as backend and html css as frotend.
1
star
6

Pf-proj-2nd-smester-

Pharmacy Management and billing system. In this semester , we have learnt basics of programming , and from that knowledge i have made that project.
1
star
7

3rd-smester_proj

In 3rd semester I have learnt Object Oriented Programming , and from that knowledge worked on a project OBE aka Outcome Based Education. OBE , basically is a system which provides a parameter from which a person can know that following student has that particular skills besides of CGPA . Amazing...
1
star