Armin Zare Zadeh (@akzare)
github

akzare

Twitter logo Share LinkedIn logo Share Facebook logo Share
  • Stars
    star
    928
  • Global Rank 32,950 (Top 2 %)
  • Followers 67
  • Registered over 7 years ago
  • Most used languages
    C++
         50.0 %
    SystemVerilog     20.0 %
    C
         10.0 %
    Python
         10.0 %
    Verilog     10.0 %
  • Location πŸ‡ΊπŸ‡Έ United States
  • Country Total Rank 10,543
  • Country Ranking
    SystemVerilog     28
    Verilog     233
    C++
         509

Top repositories

1

Algorithms

Algorithm and Data Structures
C++
844
star
2

Async_FIFO_Verification

Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.
SystemVerilog
47
star
3

HardORB

TCP/IP and UDP/IP protocol stack off-loading
Verilog
15
star
4

ACL_EZSIFT

ezSIFT based on ARM Computation Library (ACL)
C++
7
star
5

HybridIDP

Depth map computation for multiple-baseline stereo vision
Python
4
star
6

Elevator_Sys_Design

Elevator Algorithm Software System Design
C++
3
star
7

CPP_OpenTLD

C++ implementation of TLD (Tracking, Learning, Detection) algorithm.
C++
3
star
8

Producer_Consumer

Typical producer/consumer system on multiple embedded processors
C
2
star
9

TWireSerIntrfc

A verification test case for a master implementation of the Two-Wire Serial Register Interface based on Systemverilog and UVM.
SystemVerilog
2
star
10

Pipeline_Processing

A conceptual Pipeline Processing Framework
C++
1
star