Ruorong Guo (@RegulusGuo)
github

RegulusGuo

Twitter logo Share LinkedIn logo Share Facebook logo Share
  • Stars
    star
    22
  • Global Rank 603,566 (Top 21 %)
  • Followers 33
  • Following 57
  • Registered almost 5 years ago
  • Most used languages
    Scala
         50.0 %
    Verilog     50.0 %
  • Location 🇺🇸 United States
  • Country Total Rank 109,783
  • Country Ranking
    Verilog     299
    Scala
         2,974

Top repositories

1

CachePrefetching

Hardware based prefetching with stream buffer implemented in Chisel.
Verilog
10
star
2

zju-OS4Security

浙江大学信息安全专业，操作系统课程的一些实用指南和帮助
9
star
3

RISC

Risc Is a Simple Core. My RISC-V CPU core in Chisel.
Scala
1
star