IIR-Filter-in-VHDL

This(IIR Filter Design in VHDL) is a semester project for 'Electronics and Communication Systems' at the University of Pisa, 2022, Winter Session.

Image_Upsamling_and_DownSampling

DDFS-using-VHDL

This is a collection of VHDL codes for the 'Electronics course at UNiPi,2021/22 A.Y'.