Filippo Marini (@FilMarini)
github

FilMarini

Twitter logo Share LinkedIn logo Share Facebook logo Share
  • Stars
    star
    13
  • Global Rank 830,879 (Top 29 %)
  • Followers 2
  • Following 8
  • Registered almost 5 years ago
  • Most used languages
    VHDL     100.0 %
  • Location 🇮🇹 Italy
  • Country Total Rank 7,671
  • Country Ranking
    VHDL     7

Top repositories

1

FPGA_CDR_core

FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz
VHDL
13
star