Aruna | ΰΆ…ΰΆ»ΰ·”ΰΆ« (@Archfx)
github

Archfx

Twitter logo Share LinkedIn logo Share Facebook logo Share
  • Stars
    star
    83
  • Global Rank 237,769 (Top 9 %)
  • Followers 38
  • Following 61
  • Registered about 8 years ago
  • Most used languages
    Verilog     31.6 %
    Python
         15.8 %
    C++
         10.5 %
    Jupyter Notebook
         10.5 %
    Java
         10.5 %
    CMake     5.3 %
    C
         5.3 %
    TeX
         5.3 %
    VHDL     5.3 %
  • Location πŸ‡±πŸ‡° Sri Lanka
  • Country Total Rank 229
  • Country Ranking
    VHDL     1
    CMake     4
    Verilog     4
    TeX
         6
    Jupyter Notebook
         59
    Python
         86
    C
         141
    C++
         166
    Java
         841

Top repositories

1

FPGA-stereo-Camera-Basys3

Integration of two camera πŸ“· modules to Basys 3 FPGA
Verilog
23
star
2

RTK-NTRIP-RTCM

Contains program to Send RTCM3 πŸ“‘ data to Hosted NTRIP server and fetch NTRIP data and display on another rover. Real time kinematic supported base and rover (Ublox-M8P) GPS units are required.
Python
17
star
3

FPGA-DepthMap-Basys3

Real Time depth map 🏞️ generation using SSD algorithm on low end Basys 3 FPGA. Support 320x240 and 160x120 resolutions.
VHDL
9
star
4

TrafficLightController

Design a sequential circuit (FSM) and implement using Verilog
Verilog
5
star
5

FPGA_depthMap

Using stereo vision πŸ‘€ to identify the obstacles by processing images on a FPGA
Jupyter Notebook
5
star
6

StopWatch-Basys3

Stopwatch ⏱️ implemented using Verilog with Vivado
Verilog
4
star
7

eKema

Machine learning for Paddy cultivation
TeX
3
star
8

AREST

Simple Greedy algorithm AREST, which can find you the best state encoding for a given FSM that is resistant against Laser Fault Injection (LFI) attacks.
Python
3
star
9

Kobuki-Serial-Controller

Serial raw python implementation for controlling Kobuki Robot base
Python
2
star
10

V2G

Verilog variables descriptions to graphs converting tool
Verilog
1
star
11

assert_NoC

Assertion based Network on Chip Security Implementation
Verilog
1
star
12

sweetRV

sweetRV 🧁 is a SoC with a minimal RISC-V processor with firmware for IceSugar-Nano FPGA
C++
1
star
13

ByteTorrent

Java
1
star
14

DengAI

Solution to DengAI: Predicting Disease Spread HOSTED BY DRIVENDATA
Jupyter Notebook
1
star
15

DIY-PRM_01

Arduino PRM01 module for RadioLink At9 and At10
C++
1
star
16

SnpsTools

Simple beginner tutorial for Synopsys tool chain
Verilog
1
star
17

550_DRONE_CAD_PX4

3D model of the Final drone assembly for the Simulation
CMake
1
star
18

ProductCipher

Permutation and Random substitution text encryptor
Java
1
star
19

NanoProcessor

A simple microprocessor (hence, called a nanoprocessor) created using ISE design suite capable of executing a simple set of instructions.
C
1
star