Digital-Design-Recap

A simple Recap for different Digital Design topics from different references and books.

AES-128-decryption-using-Verilog

designing hardware using Verilog to decrypt AES message and implement the design with less than 3% of zynq FPGA resources in one-lab CU competition