zeeshanrafique23/mdu zeeshanrafique23/mdu

  • Stars
    star
    21
  • Rank 1,077,964 (Top 22 %)
  • Language Verilog
  • License
    Apache License 2.0
  • Created about 3 years ago
  • Updated almost 3 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
zeeshanrafique23/mdu
github

zeeshanrafique23

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

M-extension for RISC-V cores.

More Repositories

1

RV32I-Logisim

RV32I single cycle simulation on open-source software Logisim.
16
star
2

zeeshanrafique23

My GitHub Profile README. Don't just fork, star it, so others can find it too! 👀
9
star
3

rv-compressed

Compressed instruction decoder (C-extension) for RISC-V Cores.
Verilog
4
star
4

zeeshanrafique23.github.io

My portfolio.
CSS
3
star
5

RV32I-Chisel

This repo contains the files of the RV32I Single-cycle processor in CHISEL.
XSLT
2
star
6

Chisel-Generated-Verilog-RV32I

This repo contains chisel generated Verilog code.
Verilog
2
star
7

Buraq-mini

RISC-V 5-stage 32-bit (RV32IM) processor.
SystemVerilog
1
star
8

tcl

This repo contains the basic programs and practice code for tcl beginners.
1
star