xie-1399/HardWareHDL xie-1399/HardWareHDL

  • Stars
    star
    2
  • Language
    Scala
  • License
    MIT License
  • Created over 1 year ago
  • Updated about 1 year ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
xie-1399/HardWareHDL
github

xie-1399

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Hardware HDL language about Spinal HDL and Chisel

More Repositories

1

B-Lib

some useful libs using in the SpinalHDL
Scala
4
star
2

Attention-Based-Accelerator

Implement some hardware NN accelerators using spinalHDL
Python
3
star
3

Nvdla_Spinal

using the SpinalHDL to rebuild the NVDLA Arch
Verilog
3
star
4

Brief-Chip

The Brief Chip is a Simple Soc project written in Spinal HDL , include a 3 stages RISCV CPU and a CNN Accelerator with RS Dataflow as Peripheral
Scala
3
star
5

MLArch

ML Systems And Computer Arch
Python
2
star
6

Awesome-Paper

The trace of Paper Reading about DSA、GPU、LLM and AI System
2
star
7

Betsy

The Implement of the Systolic Array Accelerator
Scala
2
star
8

StylePatch

the source code of the StylePatch（a adversarial patch attack method using the local style fusion）
Python
2
star
9

B-Core

a five stage riscv core using SpinalHDL and some common libs
Scala
1
star
10

Race

比赛项目代码
Java
1
star
11

GPGPU

The trace to study in the GPU Arch and Cuda Programming
Cuda
1
star
12

CS-Arch

The Fantastic RISCV Zone
C
1
star
13

RVGenerator

use to generate the random RISC-V instructions to test the CPU
Python
1
star
14

JavaSE

上传JavaSE项目
Java
1
star
15

AndroidCode

用于上传有关Android的代码
Java
1
star
16

ICTools

Here is some really useful tools for the ASIC/FPGA Design
Verilog
1
star
17

Multimodal-VLP

The Implement of MultiModal VLP Transformers Alg
1
star