viktor-prutyanov/drec-fpga-intro viktor-prutyanov/drec-fpga-intro

  • Stars
    star
    88
  • Rank 375,465 (Top 8 %)
  • Language Verilog
  • License
    GNU General Publi...
  • Created almost 6 years ago
  • Updated about 2 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
viktor-prutyanov/drec-fpga-intro
github

viktor-prutyanov

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Материалы для курсов "Введение в проектирование на языке Verilog" (2024+), "Введение в FPGA и Verilog" (2018-2019)

More Repositories

1

ldpc-2019

Reliability-based decoding algorithms of non-binary LDPC codes
Python
9
star
2

vprm

Viktor Prutyanov's RISC machine
4
star
3

efi-hello-world-bootloader

Extremely simple UEFI program which loads another fixed UEFI program
C
4
star
4

fpga-crypto

GOST 28147-89 (Magma) on FPGA
Verilog
3
star
5

low-rank-2018

Low-rank matrix approximation
Jupyter Notebook
2
star
6

fpga-ir

IR receiver with UART interface
Verilog
2
star
7

qasm

Quantum alghoritms on QASM for IBM Q
1
star
8

x86-labs

x86 labs
C
1
star
9

viktor-prutyanov.github.io

Sass
1
star
10

comp_math

Computation mathematics tasks in 5 sem
Python
1
star
11

ivtest

8-bit counter module and test module for it. Works in Icarus Verilog
Verilog
1
star
12

hackathon

JavaScript
1
star
13

BinaryClock

Simple binary clock on Atmega88pa with asychronyous timer mode.
C
1
star
14

CPU

Simple CPU realization on FPGA
Verilog
1
star
15

gpio_poll

Linux GPIO polling example
C
1
star
16

vga-uart-fpga

UART to VGA converter on FPGA Altera Cyclone IV
Verilog
1
star
17

movidius-webcam

Experiments with Intel Movidius NCS for real-time camera image processing.
Python
1
star
18

cpu-m

Verilog
1
star
19

fpga-spi

FPGA SPI master and slave
Verilog
1
star