tum-ei-eda/mlonmcu-sw

Stars
1
Language
C
Created almost 3 years ago
Updated about 2 months ago

tum-ei-eda/mlonmcu-sw

tum-ei-eda

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Target software library (MLIF, Machine Learning Interface) used by the MLonMCU python package

muriscv-nn

muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.

mlonmcu

Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends

etiss

Extendable Translating Instruction Set Simulator

utvm_staticrt_codegen

This project contains a code generator that produces static C NN inference deployment code targeting tiny micro-controllers (TinyML) as replacement for other µTVM runtimes. This tools generates a runtime, which statically executes the compiled model. This reduces the overhead in terms of code size and execution time compared to having a dynamic on-device runtime.

vrtlmod

vRTLmod modifies Verilator generated RTL simulation code for faul-injection purposes. It transforms source code with the help of LLVM/Clang-Tools and generates a fault injection API.

seal5

Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization

M2-ISA-R

CoreDSL2 Parser with backend to generate simulation code for the ETISS instruction set simulator

stm32-tflm-demos

Tiny machine learning demos for STM32 microcontrollers

compas-ft-riscv

repo to house various LLVM based SIHFT passes for RISCV 32/64 soft error resilience

tflm-offline-interpreter

This project runs the TFLM interpreter off-target to produce static code that is able to run inference on the processed model. This avoids interpretation and code size overheads on a target that does not need to process different models dynamically.

TVM-UMA

TinyML-MobileNetV2-Example

moiopt

etiss-sc

SystemC/TLM2.0 productivity library wrapping the Extendable Instruction Set Simulator ETISS as a tlm cpu core.

softvector

Vector arithmetic library targeting simulation of Vector Processing Units (VPUs) for various targets, e.g., ETISS.

Trace-Generator

Python tool to generate monitors (and printers) for ETISS based on json description

TinyML-Face-Recognition-Example

etiss_riscv_examples

transform_allocs_static

TinyML-Examples

Collection of TinyML benchmark NN models (in the making)

TinyML-Sine-Example

Jupyter Notebook

micro-kws

Complete flow for keyword spotting on microcontrollers. From data collection to data preparation to training and deployment.

rvv-gauss-demo

RISC-V Vector Extension v0.9 (RVV0.9) accelerated Gaussian Elimination for post-quantum McEliece cryptosystems.

TinyML-KWS-Example

TinyML-Graph-Example

TinyML-CIFAR10-Example

M2-ISA-R-Perf

TinyML-Keyword-Example

TinyML-CNN-Example

SoftwareEval-Backends

stm32-tflm-tinyface

mlonmcu-models

TinyML model zoo primarily used by the MLonMCU python package

Jupyter Notebook

TinyML-MNIST-Example

Jupyter Notebook

SoftwareEvalLib