three-bee/16-bit-CPU three-bee/16-bit-CPU

  • Stars
    star
    1
  • Language Verilog
  • Created over 2 years ago
  • Updated almost 2 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
three-bee/16-bit-CPU
github

three-bee

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Custom 16-bit ISA with multi-cycle CPU, written in Verilog

More Repositories

1

triplane_edit

Reference-Based 3D-Aware Image Editing with Triplanes
Jupyter Notebook
26
star
2

freq-based-motor

METU EE447 Term Project. Audio frequency based stepper motor driver, written in ARM Assembly.
Assembly
1
star
3

cineca-dlr

Some installation tricks for CINECA Leonardo HPE cluster
1
star
4

alkanUAV

METU ALKAN UAV Team repository
Shell
1
star
5

eventUtils

Event-based vision utility scripts.
Python
1
star
6

manav33

METU EE314 Digital Electronics Laboratory term project: FPGA based point-of-sale terminal.
Verilog
1
star
7

nn-scratch-EEE543

Implementations of MLP and RNN from scratch in Python.
Python
1
star
8

HABSR

Holistic Adaptive Blind Image Super-Resolution
1
star
9

MSTAR10_classify

CS554 term project. SAR object classification on MSTAR-10 class dataset.
Python
1
star