taraBarghian/multi-cycle-RISK-V-CPU

Stars
2
Language SystemVerilog
Created over 4 years ago
Updated about 4 years ago

taraBarghian/multi-cycle-RISK-V-CPU

taraBarghian

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Multi-Cycle Processor Design & Implementation The final project of computer architecture course (SBU)

SBU_MATLAB

my MATLAB exercises and reports for MATLAB course in SBU

TA-classes-of-AP-Fall-99

All documents of TA classes - AP course - Shahid Beheshti University

TA-classes-of-AP-Spring-2021

Some-Cryptographic-Algorithms

lately i’ve gotten interested in this field, and there are some simple algorithms that recently i’ve been learning and practicing

SBU-Microprocessors-Assembly

A repository for microprocessor and assembly course and it’s lab for 2021-22 fall semester. In this course we work with ARM cortex-M microcontroller and 8086 microprocessor, hence this repository contains codes for ARM and x86 assembly and embedded C.

HamVarzeshi

hamvarzesi application, gym management project for internship at HUB

Elixir_Learning

I just started to learn this weird language during my internship in HUB inc.

SBU_DSD

Hamshahri-News-Classification-Using-NLP

Jupyter Notebook

AI-Driven-Othello

AI based Othello game , based on Evolutionary Algorithms for hueristic parameters learning for SBU AI course fall 2020