supranational/vdf-fpga-round1-results supranational/vdf-fpga-round1-results

  • This repository has been archived on 27/Jan/2023
  • Stars
    star
    10
  • Rank 1,807,489 (Top 36 %)
  • Language SystemVerilog
  • Created about 5 years ago
  • Updated about 5 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
supranational/vdf-fpga-round1-results
github

supranational

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

More Repositories

1

blst

Multilingual BLS12-381 signature library
Assembly
463
star
2

sppark

Zero-knowledge template library
Cuda
173
star
3

vdf-fpga

Implementation of an RSA VDF evaluator targeting FPGAs.
SystemVerilog
47
star
4

supra_seal

C++
29
star
5

pasta-msm

High-performance Multi-scalar Multiplication for Pasta curves
Rust
20
star
6

hardware

Low level arithmetic primitives in RTL
SystemVerilog
20
star
7

filecoin_pc1

C++
14
star
8

pc2_cuda

CUDA implementation of Filecoin's PC2 operation
Cuda
11
star
9

zprize-fpga-ntt

ZPrize entry for Accelerating NTT Operations on an FPGA
Tcl
9
star
10

vdf-fpga-round2-results

C++
8
star
11

filecoin_pc2

Cuda
6
star
12

lcs35

Code related to solving the LCS35 timelock puzzle.
SystemVerilog
5
star
13

vdf-fpga-round3-results

Results from the final round of the VDF competition focused on alternate constructions.
SystemVerilog
5
star
14

minroot_hardware

Minroot VDF Hardware Engine
SystemVerilog
4
star
15

minroot_driver

Software driver for minroot VDF ASIC
C++
3
star
16

semolina

Finite Field operations for Pasta curves
Assembly
2
star