stineje/sky130_cds stineje/sky130_cds

  • Stars
    star
    12
  • Rank 1,597,372 (Top 32 %)
  • Language Tcl
  • License
    Apache License 2.0
  • Created over 2 years ago
  • Updated over 1 year ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
stineje/sky130_cds
github

stineje

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Process Design Kit

More Repositories

1

sky130RHBDlib

Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130
Tcl
27
star
2

CharLib

Open-source repository for a standard-cell library characterizer using complete open-source tools
Python
14
star
3

ecen4303F23

Files associated with Digital Integrated Circuits (ecen4303) at Oklahoma State University
Tcl
9
star
4

ecen4243S24

Spring 2023 ecen4243 Computer Architecture Lab Material
HTML
6
star
5

osu-riscv

OSU Datapath/Control RV32 Single-Cycle and Pipelined Architecture in SV
Assembly
3
star
6

prefix_adders

Prefix adder generators for Verilog
Perl
3
star
7

dldfall2023

This repository contains information about Digital Logic Design (ecen 3233) laboratory elements for Fall 2023.
TeX
3
star
8

HSCA_S24

High-Speed Computer Arithmetic Spring 2024 at Oklahoma State University
C
3
star
9

xchiplogo

This is chiplogo a logo generator for VLSI chips.
C
2
star
10

SpringerBookArith04

These are files from my 2004 book, "Digital Computer Arithmetic Datapath Design Using Verilog HDL"
Verilog
2
star
11

DES

Open-source DES library in SystemVerilog used during ecen3233 at Oklahoma State University F21 and S22 semesters
SystemVerilog
1
star