There are no reviews yet. Be the first to send feedback to the community and the maintainers!
Repository Details
This is a TCL script that will take in Verilog and VHDL files and generate an instantiation template appropriately for the user to use in their design.
