Discover stevenblair/rtds_sfcl Open Source project

Stars
4
Rank 3,304,323 (Top 66 %)
Language
Created about 13 years ago
Updated about 13 years ago

stevenblair

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Resistive superconducting fault current limiter (SFCL) model in RSCAD for a Real-Time Digital Simulator (RTDS)

rapid61850

Rapid-prototyping protection and control schemes with IEC 61850

Java

142

discover

A real-time monitoring and analysis tool for IEC 61850-9-2 LE Sampled Values

C++

tunnel61850

IEC 61850 GOOSE and Sampled Value tunnelling using UDP

powerflow

Interactive visualisation of the steady-state current and power flow between two voltage terminals (with arbitrary magnitude and phase), connected by a series impedance. Implemented in Processing.js.

HTML

dq0

Visualisation of dq0 transform

Processing

pmu-latency-measure

Real-time measurement of Phasor Measurement Unit (PMU) reporting latency

seq

Visualisation of symmetrical components using Processing

Processing

ieee738matlab

IEEE 738 MATLAB implementation

commuter-bliss-uk

A Pebble watchface for UK rail commuters

JavaScript

Visualisation of voltage harmonics

JavaScript

SFCLdesign

Tool to plot the current-time characteristics of a resistive superconducting fault current limiter (SFCL)

Java

ieeepdf

Chrome extension to remove frame/banner above IEEEXplore PDF files

JavaScript

c2c_pq_analysis

Python

simulink_sfcl

Resistive superconducting fault current limiter (SFCL) model for Simulink and SimPowerSystems

pqube_data_extraction

Python

comedy-connections

A visualisation of the interconnections between comedy actors and shows/films

Java

sv_compress_timing

Real-Time SV Compression Timing Measurement

pq_monitoring_visualisation

JavaScript

fibonaccifractal

3D Fibonacci fractal visualisation in Processing

stevenblair/rtds_sfcl

stevenblair

Reviews

Repository Details

More Repositories