sora/kvs_hdl sora/kvs_hdl

  • Stars
    star
    2
  • Language Verilog
  • Created over 11 years ago
  • Updated over 11 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
sora/kvs_hdl
github

sora

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

A CPU-less Key-Value Store on FPGA

More Repositories

1

ovs-hw

An open source hardware engine for Open vSwitch on FPGA
Verilog
22
star
2

ethpipe

EtherPIPE: an Ethernet character device for packet processing
Verilog
15
star
3

mgcap

A Multithread PcapNG capturing tool with Hardware timestamping
C
9
star
4

wireshark-pcie

wireshark dissector
Lua
7
star
5

svmii2tap

A TAP device to bridge between Ethernet-based verilog simulation and Linux network stack
C
4
star
6

uio-82599

Intel ixgbe 82599 UIO driver
C
3
star
7

ethernet-2013

blog files
Verilog
2
star
8

data

2
star
9

pktdev

Packet Character Device for Linux
C
1
star
10

mitikv

VHDL
1
star
11

jenkins-hash

Jenkins hash function in Verilog-HDL
Verilog
1
star
12

dotfiles

Vim Script
1
star
13

split_pcap

split pcap file
C
1
star
14

snippets

Verilog
1
star
15

Regional-ASrank

JavaScript
1
star
16

asinfo

Couple all RIR's delegated list with one text.
Perl
1
star