shuckc/verilog-utils shuckc/verilog-utils

  • Stars
    star
    40
  • Rank 676,930 (Top 14 %)
  • Language Verilog
  • Created over 12 years ago
  • Updated almost 10 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
shuckc/verilog-utils
github

shuckc

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches

More Repositories

1

urjtag

urjtag from upstream on sourceforge http://sourceforge.net/projects/urjtag/
C
23
star
2

pialarm

Interface with (and impersonate) Texecom Alarm panels over UDL protocol in python
Python
17
star
3

django-sip-phonebook

A django-powered phonebook server for Grandstream IP telephones
Python
4
star
4

ola_pilot

Easy control of complex DMX fixtures with Open Lighting Architecture or Art-Net.
Python
1
star
5

govee_logger

Python
1
star
6

fpgachess

This is a stupid idea - pure hardware FPGA chess engine
SystemVerilog
1
star
7

adventofcode

Solutions for
Python
1
star