sgherbst/svinst sgherbst/svinst

  • Stars
    star
    38
  • Rank 706,870 (Top 14 %)
  • Language
    Rust
  • License
    MIT License
  • Created over 4 years ago
  • Updated about 2 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
sgherbst/svinst
github

sgherbst

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Determines the modules declared and instantiated in a SystemVerilog file

More Repositories

1

svreal

Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats
SystemVerilog
42
star
2

msdsl

Automatic generation of real number models from analog circuits
Python
37
star
3

anasymod

A framework for FPGA emulation of mixed-signal systems
Python
34
star
4

sky130-hello-world

Minimal SKY130 example with self-checking LVS, DRC, and PEX
Shell
24
star
5

pysvinst

Python library for parsing module definitions and instantiations from SystemVerilog files
Python
22
star
6

pyhigh

Python library for accessing elevation data
Python
9
star
7

tapdance

JTAG debug generator written in magma
Python
4
star
8

jtag_test

Fully-automated Vivado + SDK example that tests an emulated JTAG TAP controller
C
3
star
9

hslink-emu

Event-driven FPGA emulation model of a high-speed link
Python
3
star
10

cs229-project

Real-time analysis of fruit-fly videos
Python
2
star
11

fault_experiments

Python
2
star
12

champ

Channel modeling in Python
Python
2
star
13

eqtest

1
star
14

nodeville

Python
1
star
15

pycap

Python
1
star
16

buck-emu

1
star
17

yogurtrice

Yogurt maker built from a rice cooker
Arduino
1
star