sdasgup3/parallel-processor-design

Stars
21
Rank 1,084,038 (Top 22 %)
Language Verilog
Created about 10 years ago
Updated about 10 years ago

sdasgup3/parallel-processor-design

sdasgup3

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Super scalar Processor design

binary-decompilation

Extracting high level semantic information from binary code

validating-binary-decompilation

Scalable Validator for Binary Lifters

x86-64-instruction-summary

Provides various information around an x86/64 instruction.

partial-redundancy-elimination

Partial Redundancy Elimination Pass in LLVM

symbolic-analysis

Customized symbolic analysis to find pointer analysis bugs

dwarf-type-reader

Reading type information from debug info section of executable

profiler-using-clang-based-ast-instrumentation

Clang based AST reformatting tool used for injecting instrumentation code in C/C++ programs. The goal is collecting profiles (run-times and execution frequencies) on C/C++ programs.

PLDI19-X86-64-Semantics

Leetmap

MIndMap of all the problems in Leetcode

strata-data-private

gri

GRI - An interpreter for a language suitable for graph algorithms

strata-stoke

The stoke branch corresponding to strata project

learning-K

K Learning Experience

neongoby

This is created out of https://github.com/wujingyue/neongoby

scripts-n-docs

Cheat sheet for common development utilities

mlir-tutorial

x64asm

x64asm branch of stoke project

programming

My programming Tutorials /Experiences

compositional-decompiler-cache

z3-Experiments

statistical-outlier-detection

SpISA-19

https://www.cl.cam.ac.uk/~jrh13/spisa19.html

PLDI19-ArtifactEvaluation

Artifact Evaluation, PLDI'19

non-separable-global-dataflow-framework

Extend GCC's GDFA Architecture to Non-separable Framwork

compd_cache

parallel-sudoku

Parallel Sudoku Implementation using Charm++