• Stars
    star
    12
  • Rank 1,567,227 (Top 32 %)
  • Language Verilog
  • Created about 4 years ago
  • Updated almost 4 years ago

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Benchmarks for Approximate Circuit Synthesis

More Repositories

1

DRiLLS

DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)
Python
94
star
2

la-core

Linear algebra accelerators for RISC-V (published in ICCD 17)
64
star
3

OpenPhySyn

EDA physical synthesis optimization kit
Verilog
47
star
4

BLASYS

An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization
Verilog
26
star
5

DRUM

The Verilog source code for DRUM approximate multiplier.
Verilog
25
star
6

PVTsensors

Designs for Process-Voltage-Temperature (PVT) Sensors with MCU
C
20
star
7

MTLoRA

The official implementation for MTLoRA: A Low-Rank Adaptation Approach for Efficient Multi-Task Learning
Python
16
star
8

ABACUS

ABACUS is a tool for approximate logic synthesis
C
11
star
9

FCNiris

A Resource-Efficient Embedded Iris Recognition System Using Fully Convolutional Networks
MATLAB
8
star
10

EDAonCloud

Characterizing and Optimizing EDA Flows for the Cloud (DATE'2021 and TCAD)
Python
8
star
11

BitTrain

SEC'21: Sparse Bitmap Compression for Memory-Efficient Training onthe Edge
Python
6
star
12

ARBench

Benchmark for Mobile Augmented Reality Applications
Java
5
star
13

AdaMTL

AdaMTL: Adaptive Input-dependent Inference for Efficient Multi-Task Learning
Python
3
star
14

MILPTune

Automatic MILP solver configuration by learning problem similarities
Python
2
star
15

ASPENN

MATLAB
2
star
16

Alternating-Blind-Identification

MATLAB
1
star
17

clusterSoCBench

A set of benchmarks to stress GPGPU accelerated cluster of ARM SoCs (tested with Nvidia TX1)
Jupyter Notebook
1
star
18

DPC

Decentralized Power Capping tool for a cluster of servers.
C
1
star