MIPS-5-stage-pipelined-processor
Designing and implementing a simple 5-stage pipelined processor using Harvard Architecture. The design use full forwording and static branch prediction "not taken" and hazard detection uint . It also conform to the ISA specification described in the readme file.
