rodrigomelo9/verifying-foss-hdl-synthesizers rodrigomelo9/verifying-foss-hdl-synthesizers

  • Stars
    star
    12
  • Rank 1,593,804 (Top 32 %)
  • Language Makefile
  • License
    ISC License
  • Created over 4 years ago
  • Updated about 4 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
rodrigomelo9/verifying-foss-hdl-synthesizers
github

rodrigomelo9

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

a project to check the FOSS synthesizers against vendors EDA tools

More Repositories

1

FOSS-for-FPGAs

A getting started presentation (with examples) about how to use FLOSS for FPGA development.
Makefile
31
star
2

vivado-notes

Notes about how to perform uncommon things with Vivado
VHDL
6
star
3

zynq-pl-ps

PL-PS data exchange in Zynq devices
Tcl
4
star
4

vhdl2verilog

VHDL93 to Verilog2001 translator
3
star
5

zynq-examples

General-purpose examples based on Zynq (7000, UltraScale+) devices from Xilinx
Tcl
3
star
6

zynq-petalinux

Zynq (ZCU102, Zynq US+) Petalinux Example
C
2
star
7

yosys-examples

Dockerfile
2
star
8

digital-design

Makefile
1
star
9

rodrigomelo9

My personal repository
1
star
10

cocotb_basic_examples

Python
1
star