• This repository has been archived on 27/Mar/2021
  • Stars
    star
    224
  • Rank 177,792 (Top 4 %)
  • Language
  • Created about 5 years ago
  • Updated over 3 years ago

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Educational materials for RISC-V

ALERT - THIS REPO IS ARCHIVED. If you would like to submit content, please send email to [email protected].

RISC-V Educational Materials

Interactive Online Courses

Author/University Link Access Level Platform Content Type
Introduction to RISC-V (LFD110x) Link Open 1 n/a course b,c,d,e
Building a RISC-V CPU Core (LFD111x) Link Open 2 HW course b,c,d,e
RISC-V Online Tutor Link Open 1-2 FPGA Access Provided course a,b,c,d,e,f
Udemy Link Paid 2 Sim course a,d
Maven Silicon Link Paid 2 Sim HW/Sim a,c,d,e,f

Online Materials

The following courses use RISC-V and share their materials online.

Author/University Link Access Level Platform Content Type
Oakland University Link Open 2 Unspecified HW f
UC Irvine Link Open 1 Sim HW a,f
MIT Link Open 2 Sim HW a,f
Boston University Link Open 1 Sim HW f
Boston University Link Open 1 Sim HW a,c,f
Redwood EDA Link Open 1-2 Makerchip HW c,e
EmulsiV Simulator Working Instance, GitHub Open (MPL2.0) 1 Sim HW e

Courses that use RISC-V

The following courses use RISC-V and share their syllabus.

Author/University Link Access Level Platform Content Type
University of Rochester Link Open 1 Unspecified SW f
University of Cambridge Link Open 2 FPGA HW f
University of Wisconsin-Madison Link Open 2 Sim HW f
Sarah Lawrence College Link Reg 2 Unspecified SW f
University of Virginia Link Reg 2 Unspecified HW f
Seminole State College of Florida Link Reg 1 Unspecified HW f
UC Santa Cruz Link Reg 2 Unspecified HW f
York University Link Reg 1 Unspecified HW c,f
New York University Link Reg 3 Unspecified HW
Marmara University Link Reg 2 Sim HW
Cornell College Link Open 2 Unspecified tools
IIT Tirupati Link Reg 2 Unspecified HW
Susquehanna University Link Reg 1 Unspecified HW
MIT Link Open 2 FPGA HW a
Tsinghua University Link Open 3 Sim tools e
Rey Juan Carlos University (Spanish) Link Open 1 Sim/FPGA SW
Redwood EDA/VLSI System Design Link Reg 1-2 VSD-IAT Sim/HW c,e
RVFPGA: Complete Course in Understanding Computer Architecture Link Open 1-3 FPGA HW a,c,e,f

Uncategorized

Needs to be checked again.

Author/University Link Access Level Platform Content Type
University of Texas Link Open 2 Unspecified tools f
Florida State University Link Open 2 Sim HW c,f
RISC-V 101 Article Link Reg 2 Unspecified HW
IISc Bangalore Link Open 1 FPGA HW a,c,f
IISc Bangalore Link Reg 1 Unspecified HW c
IISc Bangalore - automated assembly gen Link Open 2 Sim tools e
Nanjing University (Chinese) Link Open 3 Linux native SW a
University of Siena Link Open 1 Sim HW e
University of Siena Link Open 1 Sim HW a
Nuclei System Technology (Chinese) Link Open 3 HummingBird E203 FPGA/HW/SW a,c,d,f

More Repositories

1

riscv-cores-list

RISC-V Cores, SoC platforms and SoCs
830
star
2

riscv-linux

RISC-V Linux Port
C
606
star
3

riscv-software-list

The RISC-V software tools list, as seen on riscv.org
459
star
4

riscv-qemu

QEMU with RISC-V (RV64G, RV32G) Emulation Support
C
386
star
5

riscv-gcc

361
star
6

riscv-wiki

250
star
7

risc-v-getting-started-guide

The official RISC-V getting started guide
CSS
199
star
8

riscv-go

Go
155
star
9

riscv-code-size-reduction

Python
150
star
10

riscv-binutils-gdb

RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
C
148
star
11

riscv-platform-specs

RISC-V Profiles and Platform Specification
Makefile
111
star
12

riscv-newlib

RISC-V port of newlib
C
96
star
13

riscv-musl

musl libc for RISC-V
C
81
star
14

ISA_Formal_Spec_Public_Review

Locus site for Public Review of Several RISC-V ISA Formal Specs
73
star
15

riscv-glibc

RISC-V port of GNU's libc
70
star
16

riscv-fesvr

RISC-V Frontend Server
C
62
star
17

riscv-poky

Port of the Yocto Project to the RISC-V ISA
62
star
18

riscv-tee

Makefile
37
star
19

riscv-clang

27
star
20

riscv-eabi-spec

Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.
26
star
21

riscv-lld

RISC-V port of LLVM Linker
C++
25
star
22

riscv-edk2

Port of EDK2 implementation of UEFI to RISC-V. See documentation at:
C
22
star
23

riscv-gentoo

A port of Gentoo to RISC-V
20
star
24

riscv-zicond

The ISA specification for the ZiCondOps extension.
Makefile
19
star
25

riscv-old-gcc

gcc+newlib and gcc+glibc toolchains
18
star
26

riscv-edk2-platforms

Port of EDK2 implementation of UEFI to RISC-V. See documentation at:
C
18
star
27

riscv-4th-workshop-tutorials

4th RISC-V Workshop Tutorials
C
14
star
28

riscv-zfinx

13
star
29

riscv-strace

RISC-V strace port
C
13
star
30

riscv-dejagnu

DejaGnu RISC-V port
TeX
12
star
31

documents

riscv.github.io
HTML
11
star
32

riscv-gentoo-infra

Infrastructure for building Gentoo for RISC-V
Shell
10
star
33

riscv-buildroot

RISC-V Buildroot
9
star
34

riscv-alt-fp

RISC-V Alternate FP Format
9
star
35

riscv-zacas

riscv-zacas created from docs-spec-template template
Makefile
9
star
36

debug-taskgroup

Overview page for the RISC-V debug task group
9
star
37

riscv-weekly

RISC-V Weekly Community Update
8
star
38

riscv-libffi

RISC-V libffi port
8
star
39

riscv-buildbot-infra

The RISC-V buildbot infastructure
Python
8
star
40

riscv-watchdog

Makefile
8
star
41

riscv-crossdev

A RISC-V Port of Gentoo's Crossdev
Shell
8
star
42

riscv-svadu

The Svadu extension adds support and CSR control for hardware updating of PTE A/D bits.
Makefile
7
star
43

riscv-zawrs

The repo will be used to hold the draft Zawrs (fast-track) extension and to make releases for reviews.
Makefile
6
star
44

groups

RISC-V Technical Working Groups - charter, meeting minutes, planning documents
6
star
45

genz-on-riscv

5
star
46

riscv-sail-archive

Coq
5
star
47

riscv-time-compare

TeX
4
star
48

blockchain

Blockchain SIG Community
3
star
49

riscv-linux-infra

Scripts to help manager the RISC-V Linux codebase
3
star
50

riscv-state-enable

TeX
3
star
51

riscv-smcntrpmf

Cycle & Instret Privilege Mode Filtering Architecture Extension
Makefile
3
star
52

riscv-indirect-csr-access

Smcsrind/Sscsrind is an ISA extension that extends the indirect CSR access mechanism originally defined as part of the Smaia/Ssaia extensions, in order to make it available for use by other extensions without creating an unnecessary dependence on Smaia/Ssaia.
Makefile
3
star
53

riscv-unix-class-platform-spec

RISC-V UNIX-class Platform Specification
2
star
54

riscv-count-overflow

TeX
2
star
55

mem-model

Private repo for the Memory Model Task Group
TeX
1
star
56

unified-discovery

TeX
1
star
57

automotive

Group administration repository for SIG: Automotive
1
star
58

riscv-CMOs-discuss

Makefile
1
star
59

riscv-ras-terms-defs

The RAS Terms & Definitions specification define the terms and definitions for physical mechanisms starting from common ones from research and development to adapting the terms as needed.
TeX
1
star