riscv/riscv-platform-specs riscv/riscv-platform-specs

  • This repository has been archived on 01/Nov/2023
  • Stars
    star
    110
  • Rank 307,458 (Top 7 %)
  • Language Makefile
  • License
    Creative Commons ...
  • Created over 6 years ago
  • Updated 9 months ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
riscv/riscv-platform-specs
github

riscv

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

RISC-V Profiles and Platform Specification

RISC-V Platform Specification

The files in this project are used to create the RISC-V Platform Specification. This specification defines the set of firmware and hardware required of a RISC-V platform so that it may install and run various operating systems.

The content of the specification is created and controlled by the RISC-V Platform Horizontal Subcommittee (RISC-V Platform HSC). Information about the subcommittee can be found at https://lists.riscv.org/g/tech-unixplatformspec. Please note that membership in RISC-V International is required to post to the mailing list, but it is publicly readable. Membership in RISC-V International is free for individual community members.

All discussion of this specification occurs on the task group mailing list. Please use github issues for bug reports.

Licensing

The files in this repository are licensed under the Creative Commons Attribution 4.0 International License (CC-BY 4.0). The full license text is available at https://creativecommons.org/licenses/by/4.0/.

Repository Content

  • Makefile => 'make' in this directory will produce the HTML, markdown, and PDF versions of the current spec
  • README.md => this file
  • riscv-platform-spec.adoc => the spec in asciidoc format; there are several subsidiary asciidoc files that get included by this file.
  • docs-resources => Git Submodule with the RISC-V documentation theme, fonts, etc. for building the document

Repository Branches

  • All development occurs on main; no content on main is to be considered TSC-approved content.
  • TSC-approved content will be clearly marked as such.

Dependencies

The PDF built in this project uses AsciiDoctor (Ruby). For more information on AsciiDoctor, specification guidelines, or building locally, see the RISC-V Documentation Developer Guide.

Cloning the project

This project uses GitHub Submodules to include the RISC-V docs-resources project to achieve a common look and feel.

When cloning this repository for the first time, you must either use git clone --recurse-submodules or execute git submodule init and git submodule update after the clone to populate the docs-resources directory. Failure to clone the submodule, will result in the PDF build fail with an error message like the following:

$ make
asciidoctor-pdf \
-a toc \
-a compress \
-a pdf-style=docs-resources/themes/riscv-pdf.yml \
-a pdf-fontsdir=docs-resources/fonts \
--failure-level=ERROR \
-o profiles.pdf profiles.adoc
asciidoctor: ERROR: could not locate or load the built-in pdf theme `docs-resources/themes/riscv-pdf.yml'; reverting to default theme
No such file or directory - notoserif-regular-subset.ttf not found in docs-resources/fonts
  Use --trace for backtrace
make: *** [Makefile:7: profiles.pdf] Error 1

More Repositories

1

riscv-isa-manual

RISC-V Instruction Set Manual
TeX
3,327
star
2

riscv-v-spec

Working draft of the proposed RISC-V V vector extension
Assembly
873
star
3

riscv-opcodes

RISC-V Opcodes
Python
615
star
4

riscv-debug-spec

Working Draft of the RISC-V Debug Specification Standard
Python
430
star
5

sail-riscv

Sail RISC-V model
Coq
398
star
6

riscv-crypto

RISC-V cryptography extensions standardisation work.
C
337
star
7

meta-riscv

OpenEmbedded/Yocto layer for RISC-V Architecture
BitBake
327
star
8

riscv-fast-interrupt

Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
216
star
9

riscv-bitmanip

Working draft of the proposed RISC-V Bitmanipulation extension
Makefile
206
star
10

learn

Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.
169
star
11

riscv-j-extension

Working Draft of the RISC-V J Extension Specification
Makefile
144
star
12

riscv-p-spec

RISC-V Packed SIMD Extension
131
star
13

riscv-plic-spec

PLIC Specification
119
star
14

riscv-profiles

RISC-V Architecture Profiles
Makefile
80
star
15

riscv-cfi

This repo holds the work area and revisions of the RISC-V CFI (Shadow Stack and Landing Pads) specifications. CFI defines the privileged and unprivileged ISA extensions that can be used by privileged and unprivileged programs to protect the integrity of their control-flow.
Makefile
74
star
16

docs-dev-guide

Documentation developer guide
TeX
64
star
17

riscv-aia

58
star
18

riscv-test-env

C
38
star
19

configuration-structure

RISC-V Configuration Structure
Python
35
star
20

riscv-aclint

Makefile
35
star
21

virtual-memory

34
star
22

riscv-bfloat16

Makefile
25
star
23

riscv-cheri

This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory protection and scalable compartmentalization.
Python
24
star
24

riscv-smmtt

This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant security use cases e.g. confidential-computing, trusted platform services, fault isolation and so on.
Makefile
20
star
25

docs-spec-template

Makefile
14
star
26

riscv-smbios

RISC-V SMBIOS Type 44 Spec
TeX
13
star
27

docs-resources

12
star
28

riscv-spmp

The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by an hart, address matching, encoding of permissions, exceptions for access violation, and support for virtualization.
TeX
11
star
29

riscv-control-transfer-records

This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usages associated with profiling and debug.
Makefile
11
star
30

riscv-zacas

riscv-zacas created from docs-spec-template template
Makefile
9
star
31

riscv-zabha

The Zabha extension provides support for byte and halfword atomic memory operations.
Makefile
6
star
32

riscv-svadu

The Svadu extension adds support and CSR control for hardware updating of PTE A/D bits.
Makefile
6
star
33

riscv-attached-matrix-facility

Attached Matrix Facility Specification
Makefile
5
star
34

riscv-docs-base-container-image

A base container image populated with the dependencies to build the RISC-V Documentation.
5
star
35

riscv-zilsd

Zilsd (Load/Store Pair for RV32) Fast-Track Extension
Makefile
5
star
36

riscv-b

"B" extension - that represents the collection of the Zba, Zbb, and Zbs extensions
Makefile
4
star
37

riscv-zaamo-zalrsc

Zaamo / Zalrsc: A extension components
Makefile
4
star
38

riscv-state-enable

TeX
3
star
39

riscv-smcntrpmf

Cycle & Instret Privilege Mode Filtering Architecture Extension
Makefile
3
star
40

riscv-software-ecosystem

A curated list of the status of different softwares on RISC-V
3
star
41

riscv-double-trap

RISC-V Double Trap Fast-Track Extension
Makefile
3
star
42

riscv-glossary

2
star
43

riscv-ssqosid

This repo will hold the specification for the proposed QoS ID extension being pursued on the fast-track process.
Makefile
2
star
44

riscv-indirect-csr-access

Smcsrind/Sscsrind is an ISA extension that extends the indirect CSR access mechanism originally defined as part of the Smaia/Ssaia extensions, in order to make it available for use by other extensions without creating an unnecessary dependence on Smaia/Ssaia.
Makefile
2
star
45

integrated-matrix-extension

Source code repository for the Integrated Matrix Facility Task Group
Makefile
2
star
46

.github

1
star
47

riscv-ssrastraps

The RAS exception and interrupts extension (Ssrastraps) defines standard local interrupt numbers and exception-cause codes for reporting errors detected by RAS functions in the system.
TeX
1
star
48

riscv-zalasr

The ISA specification for the Zalasr extension.
Makefile
1
star
49

riscv-performance-events

RISC-V Performance Events Specification
Makefile
1
star
50

riscv-svvptc

Eliding Memory-management Fences on setting PTE valid (Svvptc)
Makefile
1
star
51

riscv-pqc

Post Quantum Cryptography
Makefile
1
star
52

riscv-ssdtso

The Ssdtso is a fast-track extension adding a 'dynamic-RVTSO' mode of operation and on-demand per-hart switching between the memory models.
Makefile
1
star
53

lightweight-isolation

The Lightweight Isolation Specification
Makefile
1
star
54

riscv-dot-product

Dot-Product Extension
Makefile
1
star
55

riscv-hac

High Assurance Cryptography
Makefile
1
star
56

riscv-smcdeleg-ssccfg

Supervisor Counter Delegation Architecture Extension
Makefile
1
star
57

riscv-ras-eri

The (RAS Error-record Register Interface) RERI provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting and logging of errors by means of a memory-mapped register interface to enable error detection, provide the facility to log the detected errors (including their severity, nature, and location), and configuring means to report the error to a handler component.
TeX
1
star