• Stars
    star
    1
  • Language Verilog
  • Created about 11 years ago
  • Updated about 11 years ago

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Implementation of a dual core adder based PUF on FPGA. To be submitted for the Design Automation Conference' 14

More Repositories

1

fitbit-googlefit

Export Fitbit data to Google Fit. Unlike the alternatives such as fitnessyncer.com, this offers very fine intraday granularity (every minute/second data).
Python
491
star
2

MDroid

Moodle for Android
Java
36
star
3

GroupChat

Group chat application developed for Android workshop session. Everyone comments on the same thread.
Java
19
star
4

bard-linux

[GSoC] Beagle -> Android remote display. Kernel modules source.
C
14
star
5

trading212-csv

Converts Trading 212 CSV files to different formats such Yahoo Finance CSV
Python
13
star
6

Trading212-CSV-Exporter

Exports Trading 212 transactions
Python
12
star
7

bard-droid

[GSoC] Beagle Android Remote Display. Android application source.
Java
10
star
8

ntp-timesync

Java-based client/server application that calculates the time difference between the system clocks of both client and server.
Java
9
star
9

securePUF

An implementation of Lightweight Secure Physically Unclonable Function.
Verilog
7
star
10

home-lab

Home assistant setup, config and docs related to this
JavaScript
5
star
11

pkp.io-old

My humble space on web
HTML
4
star
12

adk-driver

Kernel driver to set any Android device into ADK (Accessory Development Kit) mode.
C
4
star
13

PDL

Programmable Delay Lines on FPGA
Verilog
2
star
14

fitgoal

A web app that generates public graphs for distance covered in a year
Python
2
star
15

dagger-mvp

A sample Android application to use dagger with MVP architecture.
Java
2
star
16

iitb_h6

Hostel 6 final website
PHP
2
star
17

8051Codes

Display unit, Keyboard, Stepper Motorm DC Motor and other interfaces for 8051 microcontroller in C and assembly language
Assembly
2
star
18

MugShot

Android application which can take picture of the intruder on a pre-set number of device unlock failures and upload the pic taken to dropbox (Not just saving to DCIM folder)
Java
2
star
19

SIRC_HW

Implementation of SIRC, hardware end code for a Xilinx virtex 5 XUPV5 and virtex 6 ML605 devices inside folders. This project has separate works which are made to work with both actual hardware PUF and software PUF. PUF - Physically Unclonable Function.
Verilog
2
star
20

SIRC_HW_Xilinx_ML605_Hardware_PUF

Implementation of SIRC, hardware end code for a Xilinx virtex 6 ML605 device. This project is made to work with a actual hardware PUF. PUF - Physically Unclonable Function.
Verilog
2
star
21

codejam

Google Codejam 2016
Python
1
star
22

praveendath92.github.io

HTML
1
star
23

apkToSource

[NOTE:] This is no special creation. Just a quick way to decompile apks into a readable java code.
Shell
1
star
24

blog.pkp.io

My static blog setup using jekyll
Ruby
1
star
25

pkpio.github.io

HTML
1
star
26

resume

Place to brag
TeX
1
star
27

GitDroid

A git client for Android
Java
1
star
28

SIRC_HW_Xilinx_XUPV5_Software_PUF

Implementation of SIRC, hardware end code for a Xilinx virtex 5 XUPV5 device. This project is made to work with a software PUF. i.e., A software module implementation of PUF behaviour. PUF - Physically Unclonable Function.
Verilog
1
star
29

Brainfuck

Brainfuck scripts I do when I'm hopelessly bored at doing anything else.
1
star
30

distributed-snapshot

Snapshot-Algorithm by Chandy and Lamport
Java
1
star
31

token-bucket

A visualization of the Token Bucket
JavaScript
1
star
32

Aagomani12

Aagomani 2012 website - Complete code
PHP
1
star
33

Greey4Tasks

EE 677: VLSI CAD course project - Greedy algorithm for activity and task sheduling
C++
1
star
34

TumTumTracker

TumTracker Android application source code.
Java
1
star
35

DDR2_Interface_Xilinx_XUPV5

Interfacing the DRAM of a Xilinx virtex 5 XUPV5 FPGA board
Verilog
1
star
36

dual_core_PUF_with_PDL_and_ethernet_SW

Implementation of a dual core adder based PUF on FPGA. To be submitted for the Design Automation Conference' 14
C++
1
star
37

xf-video-udlfb

A frontend to trigger DisplayLink kernel driver. Works with udlfb. Need to test with udlfb_min. Forked from http://git.plugable.com/gitphp/index.php?p=xf-video-udlfb
Shell
1
star
38

SIRC_HW_Xilinx_XUPV5_Hardware_PUF

Implementation of SIRC, hardware end code for a Xilinx virtex 5 XUPV5 device. This project is made to work with a actual hardware PUF. PUF - Physically Unclonable Function.
Verilog
1
star
39

usp

USP - USB Streams Protocol is an imitation of the stream control transport protocol of networks in context of USB transfer in kernel space.
C
1
star
40

Greed4Speed

Greed4Speed - A car racing game coded on a de0nano fpga using graphical lcd and gsensor
Verilog
1
star