ombhilare999/riscv-core ombhilare999/riscv-core

  • Stars
    star
    17
  • Rank 1,254,161 (Top 25 %)
  • Language Verilog
  • License
    MIT License
  • Created almost 4 years ago
  • Updated over 3 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
ombhilare999/riscv-core
github

ombhilare999

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

A customized RISCV core made using verilog

More Repositories

1

vga-interface-with-TANG-PRIMER-FPGA

Interfacing Tang primer with VGA display.
Verilog
8
star
2

8-bit-computer

8 bit computer using sap logic
Python
6
star
3

Seven-Segment-with-Tang-Primer-FPGA

Seven Segment Interface with Tang Primer
Verilog
4
star
4

Carry-Lookahead-Adder-Cocotb

Verification test of Carry Lookahead Adder using cocotb
Verilog
4
star
5

Zener

ECP5 based FPGA Board
4
star
6

Aqua_Farm_Monitor

ESP32 Based IOT system to monitor Aqua Farming
C++
4
star
7

SRA-BOARD-2020

SRA development board is a esp32 based board with components on board like motor driver, switches and leds.
4
star
8

Omni-wheel-bot-in-coppeliasim

3
star
9

GSoC-2021

Log for GSoC 2021: https://ombhilare999.github.io/GSoC-2021/
SCSS
3
star
10

Microchip-Discovery-kit

Examples for the microchip discovery kit
HTML
2
star
11

icebreaker-ecp5-examples

Examples for icebreaker ++ board
Verilog
1
star
12

WRO_Arena-in-Coppeliasim

1
star
13

Object-Avoider-using-ROS-and-Gazebo

Object Avoider using ROS and Gazebo
CMake
1
star
14

Interconnect-from-scratch-in-chisel

Communication Between two FSMs in chisel
Verilog
1
star