oetr/AES-studies oetr/AES-studies

  • Stars
    star
    1
  • Language VHDL
  • License
    GNU Affero Genera...
  • Created about 3 years ago
  • Updated almost 3 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
oetr/AES-studies
github

oetr

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

AES in Hardware: N-Studies

More Repositories

1

FPGA-I2C-Minion

A simple I2C minion in VHDL
VHDL
59
star
2

racket-opencv

FFI bindings for OpenCV in Racket
Racket
24
star
3

giant

GIAnT, the Generic Implementation ANalysis Toolkit
VHDL
7
star
4

simsim

ATMega163 Simulator
Racket
4
star
5

racket-hdf5

FFI bindings to the hdf5 library
Racket
4
star
6

FPGA-Union-Find

Union-find in VHDL
VHDL
3
star
7

asip-dsl

A domain-specific language for making ASIPs that will be converted into VHDL code for subsequently running them on FPGAs
Racket
2
star
8

gng

Growing neural gas in Racket
Racket
1
star
9

3D-Marker-Generator

This code generates a board of fiducial markers from different views
Racket
1
star