odedyo/Clock_Divider- odedyo/Clock_Divider-

  • Stars
    star
    3
  • Rank 3,963,521 (Top 79 %)
  • Language VHDL
  • Created about 6 years ago
  • Updated about 6 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
odedyo/Clock_Divider-
github

odedyo

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

A frequency divider of 50 MHz to 4 frequencies with a different Duty cycles

More Repositories

1

Median-filter-verilog-

Design a median filter for a Generic RGB image.
Verilog
12
star
2

Carry_select_adder

16 bit adder
Verilog
1
star
3

DriverForDCMotor

Driver and electrical circuit for a DC Motor
C
1
star
4

ALU_fpga

Arithmetic logic unit on FPGA
VHDL
1
star