monsonite/Lev_CPU

Stars
1
Language
Created over 2 years ago
Updated over 2 years ago

monsonite/Lev_CPU

monsonite

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Building Blocks for NMOS FET CPU

1968-FORTH

Original Forth for 1BM 1130 written by Charles Moore in 1968.

SIMPL

Serial Interpreted Microcontroller Programming Language

MINT

A minimal interpreter in Z80 assembly for the RC2014 Micro

Z80_Forth

David Husband's Multitasking ZX81 Forth from 1983 - rehashed for experimental Z80 board

Bit-Serial-ALU

Simulations and designs for bit serial ALU implemented in TTL circuitry. Also bit serial cpu architectures - all simulated using H. Neeman's "Digital" simulator

Suite-16

Logic design, schematics and code for 16-bit TTL computer based on 4-bit slice

SPIder

A bit serial CPU architecture aimed at SPI applications

Simple-TTL-CPU

A design and simulation of a simple TTL CPU using H. Neeman's "Digital" simulator

MINT_65

The MINT interpreter targeted at the 6502

JAWS

A recreation of Joseph A. Weisbecker's FRED hobby computer from 1971

Gigatron-CAD

Eagle CAD Files for GigatronTTL Computer

TinyFORTH

TinyFORTH based on T. Nakagawa's work

TICK_TALK

An experimental 8-bit, bit serial computer

Gigatron-Simulator

Gigatron TTL Computer - simulated in H Neeman's Digital Simulator

SPI-Master

A TTL implemention of SPI

MINT-Documentation

Markdown documentation for MINT

PIC_DTMF

DTMF and other telecom signalling using PIC16F

mouse-80

Peter Grogono's Mouse Language in Z80 assembly language

MINT_AVR

MINT interpreter targeted at the Atmel AVR

ChipStick

MSP430FR2433 FRAM based miniature dev board

Digital-Sketches

A collection of mostly 74xx logic designs

Nanode

Nanode Basic Apps

Bit-Slice-CPU

An investigation of simple bit slice cpu architectures

Jupiter-ACE

ROM listings etc for Jupiter ACE

SKINT

Slightly Kludged MINT Interpreter in C++ for any Arduino compatible board

SMT-Gigatron

Gigatron implemented in SMT components

MINT_430

MINT interpreter targeted at the MSP430

NAND_Logic

Designing logic using 2-input nand gates

MITE

A minimal 8-bit processor using a Bit Serial Architecture

Introducing-the-MC14500-1-bit-CPU-and-friends

An investigation of the MC14500 Industrial Control Unit.

Brain_Fuddle

A hardware implementation of the infamous BF language, now with extra BS.

Gigatron-16-bit-simulation

TTL-VGA-CPU

EagleCAD schematics and layout of Marcel van Kervinck's TTL VGA Computer

ALU_designs

Various ALU concepts

Designing-with-NANDs

DTL--Diode-Transistor-Logic

A menagerie of logic building blocks simulated in DTL, so that they may be built using discrete components

ROMulator

An ATmega328 (Arduino) based tool for reading and writing to SRAM

BCD-Calculators

An investigation of late 1960s, early 1970s electronic calculator hardware

Novix_NC4000

UXB101

Universal Expansion Board 101

OSHCamp-Bit-Serial-CPU

Waduzitdo

A Tiny Language based on PILOT in 256 bytes of Z80 or 8080 Code

ETI-Simple

A Tiny Language for 8080/Z80 derived from PILOT, published in ETI January 1979

SPIder-II

An experimental 16-bit, bit serial computer

Forth-Day-2019