mongrelgem/RISCY mongrelgem/RISCY

  • Stars
    star
    5
  • Rank 2,861,937 (Top 57 %)
  • Language VHDL
  • Created over 5 years ago
  • Updated over 1 year ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
mongrelgem/RISCY
github

mongrelgem

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Simple RISC-V RV32I CPU in VHDL for use in FPGA Designs

More Repositories

1

Verilog-Adders

Implementing Different Adder Structures in Verilog
Verilog
41
star
2

Verilog-PCIexpress-Components

Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment
6
star
3

UART-RTL-Physical-Design

Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2
Perl
5
star
4

cMIPS

A complete classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cache.
Verilog
2
star
5

Chatbot-2.0

A Recurrent Sequence to Sequence, multi-domain generative conversational model chatbot implemented in pytorch
Python
2
star