menna15/Carry-Select-Adder menna15/Carry-Select-Adder

  • Stars
    star
    1
  • Language Verilog
  • License
    GNU General Publi...
  • Created over 4 years ago
  • Updated over 4 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
menna15/Carry-Select-Adder
github

menna15

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

A carry select adder is an arithmetic combinational logic circuit which adds two N- bit binary numbers and outputs their N-bit binary sum and a 1-bit carry.

More Repositories

1

Lightning-Deliveree

C++
24
star
2

RISCPiP

RISC Piplined Processor
VHDL
9
star
3

UdaPeople

TypeScript
5
star
4

SMART-HOME

Delivered as a project for the VLSI course
Tcl
5
star
5

Dark-Web-Crawler

Python
5
star
6

Racing-Car-x86

Two racing-car game creating using assembly 86.
Assembly
4
star
7

Air-flights-Fare-Prediction

Jupyter Notebook
4
star
8

NN-LABS

This repo is for Neural Network labs made by menna & nada
Jupyter Notebook
2
star
9

Lane_Detection

lane detection for self driving cars
Jupyter Notebook
2
star
10

Face-Recognition

Face Recognition using PCA Algorithm
MATLAB
1
star
11

CI-CD

Java
1
star
12

4-bit-multiplier-pcb-design

A PCB design for a 4-bit multiplier
1
star
13

Robotics

Python
1
star
14

Udagram

Deploy High Availability Web App Using Cloud Formation
Shell
1
star
15

Scara-Robot

Calculation and simulation of a robot arm end effector position, orientation and workspace.
MATLAB
1
star
16

Data-Link-Layer-Protocol

C++
1
star