meiniKi/logIP meiniKi/logIP

  • Stars
    star
    5
  • Rank 2,861,937 (Top 57 %)
  • Language SystemVerilog
  • License
    GNU General Publi...
  • Created almost 3 years ago
  • Updated over 2 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
meiniKi/logIP
github

meiniKi

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Logic Analyzer IP Core

More Repositories

1

FazyRV

A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
SystemVerilog
66
star
2

smsbox

This fun project receives text messages (sms) and prints them via the thermal printer
Arduino
3
star
3

RV32I_SC_Logisim

A minimalistic single-cycle RISC-V platform for demonstrational and educational purposes in Logisim Evolution.
Verilog
2
star
4

Nokia_5110_Design_Clock

[WIP] A little project using a Nokia 5110 display and an Arduino Nano + DS3231 RTC to build a neat clock.
Arduino
2
star
5

tt06-FazyRV-ExoTiny

SystemVerilog
1
star
6

FazyRV-ExoTiny

Assembly
1
star