• Stars
    star
    829
  • Rank 55,018 (Top 2 %)
  • Language Verilog
  • License
    MIT License
  • Created over 6 years ago
  • Updated 25 days ago

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

An Open-source FPGA IP Generator

Getting Started with OpenFPGA

Test Cell Library Tests Code style: black Documentation Status Binder

Version: see VERSION.md

Introduction

The award-winning OpenFPGA framework is the first open-source FPGA IP generator with silicon proofs supporting highly-customizable FPGA architectures. OpenFPGA provides complete EDA support for customized FPGAs, including Verilog-to-bitstream generation and self-testing verification. OpenFPGA opens the door to democratizing FPGA technology and EDA techniques with agile prototyping approaches and constantly evolving EDA tools for chip designers and researchers.

If this is your first time working with OpenFPGA, we strongly recommend you watch the introduction video about OpenFPGA

A quick overview of OpenFPGA tools can be found here. We also recommend potential users check out the summary of technical capabilities before compiling.

Before asking for help, please checkout the Frequently Asked Questions

Compilation

A tutorial video about how to compile can be found here

Detailed guidelines are available at compilation guidelines. Before starting, we strongly recommend you read the required dependencies and ensure that they are correctly installed. It also includes detailed information about the docker image.

Documentation

OpenFPGA's full documentation includes tutorials, descriptions of the design flow, and tool options.

Tutorials

You can find a set of tutorials, with which you get familiar with the tool and use OpenFPGA for various purposes.

Backward Compatibility

If you were using an old version of OpenFPGA and are now interested to move to the latest version, please check out the developer guidelines.

License

All the codes are under MIT license, with the exception of submodules, e.g., VTR, Yosys and Yosys-plugin, which are distributed under its own (permissive) terms. See their full license for details.

How to Cite

Please use the following paper as a general citation for OpenFPGA:

X. Tang, E. Giacomin, B. Chauviere, A. Alacchi and P. -E. Gaillardon, "OpenFPGA: An Open-Source Framework for Agile Prototyping Customizable FPGAs," in IEEE Micro, vol. 40, no. 4, pp. 41-48, 1 July-Aug. 2020, doi: 10.1109/MM.2020.2995854.

Bibtex:

@ARTICLE{9098028,  author={Tang, Xifan and Giacomin, Edouard and Chauviere, Baudouin and Alacchi, Aurélien and Gaillardon, Pierre-Emmanuel},  journal={IEEE Micro},   title={OpenFPGA: An Open-Source Framework for Agile Prototyping Customizable FPGAs},   year={2020},  volume={40},  number={4},  pages={41-48},  doi={10.1109/MM.2020.2995854}}

A list of related publications can be found here.

Contributing to OpenFPGA

Please read the contributor guidelines if you would like to contribute to OpenFPGA.

More Repositories

1

SOFA

SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA
Verilog
128
star
2

LSOracle

IDEA project source files
Verilog
93
star
3

TIGFET-10nm-PDK

An open source PDK using TIGFET 10nm devices.
Shell
42
star
4

JPEG_LS

Verilog
19
star
5

FreePDK45-RRAM-Addon

A RRAM addon for the NCSU FreePDK 45nm
HTML
18
star
6

yosys_prefix_trees

Yosys plugin for optimized adders using tdene/synth_opt_adders utility
C++
9
star
7

TIGFET-10nm-SCLIB

An open source standard cell library using TIGFET 10nm devices.
SourcePawn
7
star
8

ML-Mapper

C
7
star
9

Caravel-QLAP3

Verilog
5
star
10

Caravel-SOFA-CHD

Verilog
5
star
11

SOFA-Plus-eFPGA

SOFA-Plusis second version of SOFA eFPGA series. This is Heterogeneous eFPGA with enhanced DSP features.
Verilog
5
star
12

FPGA_Secured_Bitstream

eFGPA IP to decode on-the-fly an encrypted bitstream for different configuration protocol
Verilog
4
star
13

MemoryCharacterizationSystem

An FPGA-based low-cost RRAM test system.
HTML
3
star
14

CMOS_RRAM_Addon

A design kit add-on for hybrid CMOS-RRAM full-custom exploration. This add-on can be used with any commercial CMOS design kits.
HCL
3
star
15

Caravel-QLSOFA-HD

Verilog
3
star
16

ECE_5710_6710_F23

University of Utah ECE 6710/5710 Lab Material
Verilog
2
star
17

tsmc_template

Verilog
2
star
18

LSOracle-Plugin

Yosys Plugin for LSOracle
C++
2
star
19

T3-DNN

T3: Tiny Time-series Transformer Deep Neural Network architecture
Jupyter Notebook
2
star
20

testchip_4t1r

RRAM testchip designed to evaluate 4t1r configuration. Official submission repository for google MPW4 tapeout program.
Verilog
2
star
21

GF12_template

Verilog
1
star
22

FROG_test_infrastructure

C
1
star
23

MPack

A packing tool to handle matrix-based FPGAs (MClusters) organization.
C
1
star
24

OpenFPGA-Softcores

Co-architect 32-bit open-source RISC-V soft-cores for improved FPGA implementations
Python
1
star
25

embedded-systems-template

C
1
star
26

skywater_template

SystemVerilog
1
star
27

LSOracle-Plugin-packaging

1
star
28

FPGA_Benchmark_Suite

Modern industrial benchmark suite to evaluate FPGA architecture performance, tool performance, and enable FPGA architecture exploration.
1
star
29

ASOracle

Racket
1
star
30

AirU

NSF-funded low-cost pollution monitoring network
C
1
star
31

TIGFET-BCB

A system-level evaluation of TIGFETs using the BCB3.0 methodology from Intel.
MATLAB
1
star