There are no reviews yet. Be the first to send feedback to the community and the maintainers!
Repository Details
Monitor Circuit Synthesis. MoCS compiles monitor circuits from linear time temporal logic specifications. The input logic is similar to PSL by allowing nesting of regular expressions within temporal modalities. The output of MoCS is a synthesizable VHDL description of the monitor circuit.
