kunalg123/sta_workshop kunalg123/sta_workshop

  • Stars
    star
    3
  • Rank 3,951,380 (Top 79 %)
  • Language Verilog
  • Created over 4 years ago
  • Updated over 2 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
kunalg123/sta_workshop
github

kunalg123

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

This repository has all collateral for STA workshop

More Repositories

1

vsdflow

VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft their ideas in RTL language, and convert the design to hardware using VSD (RTL-to-GDS) FLOW. VSDFLOW is completely build using OPHW tools, where the user gives input RTL in verilog. From here on the VSDFLOW takes control, RTL is synthesized (using Yosys). The synthesized netlist is given to PNR tool (Qflow) and finally Sign-off is done with STA tool (using Opentimer). The output of the flow is GDSII layout and performance & area metrics of your design. VSDFLOW also provide hooks at all stages for users working at different levels of design flow. It is tested for 30k instance count design like ARM Cortex-M0, and can be further tested for multi-million instance count using hierarchical or glue logic.
Verilog
125
star
2

flipflop_design

This project has files needed to design and characterise flipflop
19
star
3

icc2_workshop_collaterals

This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efabless Corp. Pvt. Ltd. VSD has not checked functionality for these collaterals, so please do not expect a functionality bug fix. These are used purely for PNR workshops and trainings
Verilog
18
star
4

riscv_workshop_collaterals

This repository is created for conducting RISC-V 5-day workshops
Coq
16
star
5

sky130RTLDesignAndSynthesisWorkshop

Verilog
9
star
6

sky130CircuitDesignWorkshop

4
star
7

device_modelling

Scripts for 1D- and 2D- NMOS device modelling and simulation
Batchfile
4
star
8

raven_spi_hierarchical_physical_design

Commit files needed for SPI hierarchical implementation
Verilog
4
star
9

rvmyth

Verilog
3
star
10

SystemDesignWorkshopCollaterals

Verilog
2
star
11

ngspice_labs

SPICE simulation labs for workshop
AMPL
1
star
12

avsddac_3v3

SourcePawn
1
star