There are no reviews yet. Be the first to send feedback to the community and the maintainers!
vsdflow
VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft their ideas in RTL language, and convert the design to hardware using VSD (RTL-to-GDS) FLOW. VSDFLOW is completely build using OPHW tools, where the user gives input RTL in verilog. From here on the VSDFLOW takes control, RTL is synthesized (using Yosys). The synthesized netlist is given to PNR tool (Qflow) and finally Sign-off is done with STA tool (using Opentimer). The output of the flow is GDSII layout and performance & area metrics of your design. VSDFLOW also provide hooks at all stages for users working at different levels of design flow. It is tested for 30k instance count design like ARM Cortex-M0, and can be further tested for multi-million instance count using hierarchical or glue logic.flipflop_design
This project has files needed to design and characterise flipflopicc2_workshop_collaterals
This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efabless Corp. Pvt. Ltd. VSD has not checked functionality for these collaterals, so please do not expect a functionality bug fix. These are used purely for PNR workshops and trainingsriscv_workshop_collaterals
This repository is created for conducting RISC-V 5-day workshopssky130RTLDesignAndSynthesisWorkshop
sky130CircuitDesignWorkshop
raven_spi_hierarchical_physical_design
Commit files needed for SPI hierarchical implementationsta_workshop
This repository has all collateral for STA workshoprvmyth
SystemDesignWorkshopCollaterals
ngspice_labs
SPICE simulation labs for workshopavsddac_3v3
Love Open Source and this site? Check out how you can help us