kowsyap/Physical-Design-and-Verification-of-DPRAM-using-SV-UVM-and-Semi-Custom-Design kowsyap/Physical-Design-and-Verification-of-DPRAM-using-SV-UVM-and-Semi-Custom-Design

  • Stars
    star
    16
  • Rank 1,311,288 (Top 26 %)
  • Language
    JavaScript
  • Created about 4 years ago
  • Updated about 4 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
kowsyap/Physical-Design-and-Verification-of-DPRAM-using-SV-UVM-and-Semi-Custom-Design
github

kowsyap

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Memory Level Verification of Dual Port RAM using SystemVerilog and Universal Verification Methodology Environments with assertions,functional coverage and code coverage report

More Repositories

1

verilog-projects

verilog hdl codes of various algorithms and circuits
Verilog
6
star
2

Smart-Agricultural-System-Based-on-IoT

Python
4
star
3

8-bit-harvard-processor

verilog hdl design of a 8 bit harvard processor
Verilog
3
star
4

Na-Accidento

Automated Home Security System
C++
1
star
5

mini-projects

This contains total documentary and codes of few mini projects of mine
1
star
6

Aqua-Ace

water conservation and automation project
C++
1
star
7

Stock-Prediction-using-LSTM

to predict the closing value of stock price
Jupyter Notebook
1
star
8

Milk-Vending-Machine

A machine through which customers can get milk directly..This project is being developed for a company named MDM.
Python
1
star