jeras/fpga-hdl jeras/fpga-hdl

  • Stars
    star
    12
  • Rank 1,597,372 (Top 32 %)
  • Language Verilog
  • Created over 14 years ago
  • Updated over 6 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
jeras/fpga-hdl
github

jeras

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

A set of small Verilog projects, to simulate and implement on FPGA development boards

More Repositories

1

sockit_owm

SocKit 1-wire (onewire) master
C
18
star
2

SystemC-UVM

UVM-SystemC Library
C++
8
star
3

rp32

RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).
SystemVerilog
8
star
4

soc-kit

System on Chip toolkit (Verilog 2001)
Verilog
7
star
5

rp8

RISC processor 8bit (AVR ISA), RTL based on 'navre'
SystemVerilog
7
star
6

sockit_cdc

clock domain crossing FIFO
Verilog
6
star
7

sockit_spi

SocKit SPI (3-wire, dual, quad) master
Verilog
5
star
8

riscv_asm_sv

RISC-V assembler/dis-assembler written in SystemVerilog
SystemVerilog
4
star
9

vivado_simulator

Evaluation of the Xilinx Vivado simulator
SystemVerilog
4
star
10

SystemC-Verification

SystemC Verification Library (SCV)
C
3
star
11

verilog_coding_style

Verilog coding style examples
Verilog
3
star
12

ADAMS

all digital PLL
SystemVerilog
3
star
13

preimages-2D

2D cellular automata preimages count&list algorithm
C
3
star
14

SystemVerilog-tests

Tests for a set of SystemVerilog features over a set of simulation and synthesis tools.
Shell
3
star
15

Terasic_DE1

Demo designs for the Terasic DE1 board
Verilog
2
star
16

TCB

Tightly Coupled Bus, low complexity, high performance system bus.
SystemVerilog
1
star
17

sigrok-dump

Example sigrok dumps
Python
1
star
18

ecs8

projects related to the ECS8 board
Verilog
1
star
19

sockit_i2c

I2C master/slave RTL and bench model code
Shell
1
star
20

office

LibreOffice templates
1
star
21

sigrok

sigrok
C
1
star