jasonlin316/A-Single-Path-Delay-32-Point-FFT-Processor jasonlin316/A-Single-Path-Delay-32-Point-FFT-Processor

  • Stars
    star
    36
  • Rank 735,472 (Top 15 %)
  • Language Verilog
  • Created over 5 years ago
  • Updated over 5 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
jasonlin316/A-Single-Path-Delay-32-Point-FFT-Processor
github

jasonlin316

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-frequency) algorithm. The average SNR = 58.76.

More Repositories

1

RISC-V-CPU

A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.
Verilog
108
star
2

Systolic-Array-for-Smith-Waterman

This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times faster than a software running the same algorithm.
Verilog
19
star
3

GCN-Inference-Acceleration-HLS

An end-to-end GCN inference accelerator written in HLS
C++
18
star
4

HP-GNN

Generating High Throughput GNN Training Implementation on CPU-FPGA Heterogeneous Platform
C++
4
star
5

GoodTestbench

Make Verilog great again, hopefully.
Verilog
3
star
6

ARGO

Official implementation of ARGO, an auto-tuning runtime system for GNN training on CPU.
Python
2
star
7

PPG-DrowsinessDetect

Python
1
star
8

two-piece-affine-gap

Verilog
1
star
9

A-Unified-CPU-GPU-Protocol-for-GNN-Training

Official implementation of "A Unified CPU-GPU Protocol for GNN Training" from CF '24.
Python
1
star