jasnap/formal_ver_alu jasnap/formal_ver_alu

  • Stars
    star
    1
  • Language VHDL
  • Created over 7 years ago
  • Updated about 7 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
jasnap/formal_ver_alu
github

jasnap

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Formal verification of an ALU

More Repositories

1

phylogenetic_trees_parallel

Parallel implementation of Maximum Parsimony algorithm for building phylogeny trees
C++
1
star
2

N_modular_redundancy_FIR

Fault tolerant FIR filter designed using N-modular redundancy technique for creating hardware fault tolerance
VHDL
1
star
3

python_scripts

Python
1
star
4

philogenetic_trees

Parallel and sequential algorithms for finding philogenetic trees using Maximum Parsimony. The scoring algorithm used is Fitch scoring algorithm. Exhaustive search and Branch and Bound search algorithms are implemented in sequential variant. SPMD method is used in parallel implementation.
MATLAB
1
star