There are no reviews yet. Be the first to send feedback to the community and the maintainers!
Repository Details
Basic 3-stages multicycle processor with parametrized width, following IC Design Flow with Synopsys software (Verdi, Design Compiler, Formality, PrimeTime)
