iammituraj/debouncer

Stars
5
Rank 2,853,166 (Top 57 %)
Language SystemVerilog
Created almost 3 years ago
Updated 5 months ago

iammituraj/debouncer

iammituraj

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Debouncer circuit in Verilog to filter glitches/bounces inherent in switches.

pequeno_riscv

Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.

FIFOs

Register-based and RAM-based FIFOs designed in Verilog/System Verilog.

skid_buffer

Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.

pqr5asm

PQR5ASM is a RISC-V Assembler compliant with RV32I

apb

APB master and slave developed in RTL.

LIFO-Stack

Register-based LIFO aka Stack designed in Verilog/System Verilog.

reset_and_cdc_synchronizers

Reset and CDC synchronizers developed in Verilog/System Verilog.

gcd_calculator

GCD calculator with APB Slave interface.