iammituraj/FIFOs iammituraj/FIFOs

  • Stars
    star
    14
  • Rank 1,433,490 (Top 29 %)
  • Language SystemVerilog
  • Created over 3 years ago
  • Updated about 2 months ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
iammituraj/FIFOs
github

iammituraj

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Register-based and RAM-based FIFOs designed in Verilog/System Verilog.

More Repositories

1

pequeno_riscv

Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
SystemVerilog
28
star
2

skid_buffer

Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.
SystemVerilog
12
star
3

pqr5asm

PQR5ASM is a RISC-V Assembler compliant with RV32I
Python
11
star
4

apb

APB master and slave developed in RTL.
SystemVerilog
7
star
5

debouncer

Debouncer circuit in Verilog to filter glitches/bounces inherent in switches.
SystemVerilog
5
star
6

LIFO-Stack

Register-based LIFO aka Stack designed in Verilog/System Verilog.
SystemVerilog
4
star
7

reset_and_cdc_synchronizers

Reset and CDC synchronizers developed in Verilog/System Verilog.
SystemVerilog
3
star
8

gcd_calculator

GCD calculator with APB Slave interface.
SystemVerilog
2
star