There are no reviews yet. Be the first to send feedback to the community and the maintainers!
Repository Details
#3 updated Sep 24, 2023 FPGA memory and peripheral IO wrapped around a physical WD65C02. The FPGA generates the PHI2 clock signal and manages processor state. It also provides RAM and ROM to the CPU as well as memory mapped peripheral IO.
