hutch31/tv80 hutch31/tv80

  • Stars
    star
    39
  • Rank 693,563 (Top 14 %)
  • Language Verilog
  • License
    MIT License
  • Created almost 13 years ago
  • Updated over 4 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
hutch31/tv80
github

hutch31

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

TV80 Z80-compatible microprocessor

More Repositories

1

sdlib

srdy-drdy library
Verilog
9
star
2

vpi_pcap_dump

Dump packets from Verilog to a pcap file using VPI calls from simulator
C
7
star
3

Balsa-AES-Core

Asynchronous AES core written using the Balsa hardware description language
Verilog
7
star
4

dclib

Decoupled library, a group of useful components implementing the DecoupledIO interface from Chisel3
Scala
2
star
5

chisel-exercises

Self-paced exercises for learning Chisel code
Scala
1
star
6

chisel-packetlib

Scala
1
star
7

teamgantt-proj-import

TeamGantt Project Importer
Python
1
star
8

MACsec-Test-Vectors

1
star
9

ChiselCodeGenerator

Template for a Chisel-based code generator with a Java front end
Java
1
star