• Stars
    star
    2
  • Language Verilog
  • Created about 1 year ago
  • Updated about 1 year ago

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Verilog implementation of UART protocol with integrated FIFO buffer