• Stars
    star
    1
  • Language Verilog
  • Created almost 2 years ago
  • Updated 11 months ago

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

University project in Computer Architecture. 24-bit CPU design that can handle some MIPS instructions